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                                                                     Abstract 
β-Ga2O3 based enhancement mode transistor designs are critical for the realization of 
low loss, high efficiency next generation power devices with rudimentary driving circuits. A 
novel approach towards attaining a high positive flat band voltage (Vfb) of 10.6 V in β-Ga2O3 
metal-oxide-semiconductor capacitors (MOSCAPs), with the ability to fine tune it between 
3.5 V to 10.6 V, using a polycrystalline AlN charge trap layer has been demonstrated. This 
can enable enhancement mode operation over a wide doping range. Excellent Vfb retention 
of ∼97% for 104 s at 55 °C was exhibited by the gate stacks after charge trapping, hence 
reducing the requirement of frequent charge injection cycles. In addition, low gate leakage 
current density (Jg) for high negative gate voltages (Vg∼-60 V) indicates the potential of this 
gate stack to enable superior breakdown characteristics in enhancement mode transistors. 
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A high theoretical breakdown field (Ebr) of 8 MVcm−1 resulting from its ultrawide band 
gap (Eg=4.8 eV), combined with a reasonable electron mobility (µ=300 cm2V−1s−1), enable 
high figures of merit in power switching for β-Ga2O3.1,2 In addition, cost effective growth of 
bulk crystals with low defect density over a wide doping range by scalable melt based 
methods (Czochralski, float-zone, edge-defined film-fed growth, etc.) has led to significant 
interest in this material for next generation power electronics.3–5 
Over the years, β-Ga2O3 based vertical devices such as Schottky diodes, trench 
metaloxide-semiconductor field-effect transistors and current aperture vertical electron 
transistors (CAVETs), as well as lateral devices in the form of metal-semiconductor field-
effect transistors (MESFETs), metal-oxide-semiconductor field-effect transistors (MOSFETs) 
and modulation-doped field-effect transistors (MODFETs) have been demonstrated with 
promising performance.6–12 For lateral FETs, although existing reports show good progress 
in the development of depletion mode transistors with acceptable ON-state current densities 
and high breakdown voltages (Vbr), the lack of p-type doping has limited the advancement 
of enhancement mode (normally-off) transistors. These are critical for low power and high 
efficiency next generation high power switches.11–13 Recently, device design technologies 
such as recessed-gate, wrap-gate fin arrays, unintentionally doped channels and 
ferroelectric gate dielectrics have emerged to realize normally-off transistors on β-Ga2O3.14–
17 To further increase the current density and make it comparable to existing GaN-based 
technologies, modulation of higher charge density channels using different gate dielectrics 
are being explored.18 Owing to its high dielectric constant (∼8), reasonable conduction band 
offset (∆Ec) of 1.5-1.7 eV and a high quality interface with β-Ga2O3, Al2O3 has been the current 
dielectric of choice for β-Ga2O3 MOSFETs.18–20 Developing further, we have recently 
demonstrated an Al2O3/SiO2 bi-layer stack to leverage the benefits of both Al2O3 (high 
dielectric constant) and SiO2 (higher ∆Ec of ∼3.6 eV) which enabled a high, positive flat band 
voltage (Vfb) of 3.25 V (in comparison to 0.74 V on using only Al2O3).21 The higher Vfb was 
attributed to the negative oxide charge in SiO2 deposited by atomic layer deposition (ALD).22 
The idea of utilizing negative gate dielectric charge to realize normally-off transistors is 
worth exploring in greater detail. 
In this letter we realize normally-off operation through the introduction of a charge trap 
layer to house the negative charge in the gate dielectric stack. We demonstrate high positive 
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Vfb that can be tuned from 3.5 V to 10.6 V (with negligible impact on the dielectric/channel 
interface) in β-Ga2O3 MOSCAPs by controlled electron injection into a polycrystalline AlN 
charge trap layer sandwiched between Al2O3 and SiO2. Moreover, excellent Vfb retention of 
∼97% for 104 s at 55 °C helps reduce the frequency of charge injection cycles needed to 
sustain the charge. The introduction of AlN gives an added benefit of reducing the Jg for high 
negative Vg (∼-60 V) compared to an Al2O3/SiO2 bilayer stack. Hence, this stack design is 
expected to aid realization of normally-off transistors with excellent breakdown 
characteristics. 
To study the morphology of AlN on β-Ga2O3 (2̅01), 18 nm of the film was deposited by 
plasma-enhanced ALD (PEALD) using trimethylaluminum (TMA) and ammonia plasma at 
200 °C. Grazing-incidence x-ray diffraction (GIXRD) was performed using Cu Kα radiation in 
a Rigaku Smartlab diffractometer. The existence of diffraction peaks corresponding to (100), 
(101), (102), (110), (103) and (112) planes confirms the presence of hexagonal wurzite 
phase in polycrystalline AlN as shown in Fig. 1(a).23 X-ray photoelectron spectroscopy (XPS) 
analysis of the deposited AlN film (supplementary material) shows the presence of two 
different peaks in the Al2p spectrum at binding energies of 74.4 eV and 75.6 eV 
corresponding to Al-N and Al-O bonds, respectively. The presence of AlON is confirmed by 
the appearance of a sub-peak corresponding to Al-O-N bonds at 398.7 eV along with the main 
peak at 397.3 eV for Al-N bonds in the N1s spectrum.24 Also, the atomic percentages 
extracted from the areas under the Al2p, N1s and O1s spectra show a distribution of 39.3%, 
35.9% and 24.7% for Al, N and O, respectively. Despite having a similar ∆Ec as that of Al2O3 
with β-Ga2O3 (Fig. 1(b)), the deep energy level states present at the polycrystalline grain 
boundaries of AlN can serve as effective charge trapping sites.24,25 
 
 
 
 
4 
 
For a comparative study, two 5×5 mm2 square samples from the same Sn doped β-Ga2O3 
(2̅01) wafer with a background doping of 2×1017 cm−3 (Tamura corporation) were used for 
the fabrication of Ni/Al2O3/SiO2/β-Ga2O3 and Ni/Al2O3/AlN/SiO2/β-Ga2O3 MOSCAPs. The 
background doping concentration of the substrate was verified by fitting the 1/C2 − V plot 
(shown in supplementary material) generated from the capacitance-voltage (C − V) data. At 
the start of the fabrication process, the samples were degreased organically by 
ultrasonication for 3 min each in acetone and methanol followed by a piranha solution 
(deionised (DI) water:30% H2O2:96% H2SO4 in 1:1:4 ratio) dip for 5 min. This was done to 
ensure a high quality SiO2/β-Ga2O3 interface, as previously reported.21 Optical lithography 
 
 
 
FIG. 1. (a) Grazing incidence x-ray diffraction pattern confirming the formation of polycrystalline AlN on β-
Ga2O3. (b) Electron energy band diagram of Ni/Al2O3/AlN/SiO2/β-Ga2O3 sample at equilibrium. (c) Cross-
section schematic and (d) optical micrograph of fabricated MOSCAPs with a step-wise process flow. 
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was used for defining the substrate contact region prior to ohmic metal (Ti/Au) deposition 
in an electron beam evaporator (EBE) and lift-off. The samples were rapid annealed at a 
temperature of 470 °C for 1 min in an N2 atmosphere to lower the contact resistance. This 
was followed by simultaneous deposition of 4.8 nm thick SiO2 on both samples by PEALD 
using tris(dimethylamino)silane and oxygen plasma at 250 °C. The control sample 
Al2O3/SiO2 was unloaded from the ALD chamber and a 5 nm AlN charge trap layer was 
deposited on the other sample at 200 °C using TMA and ammonia plasma, before depositing 
12 nm Al2O3 simultaneously on both samples using TMA and DI water at 250 °C in the same 
chamber. Thickness and stoichiometry of the gate dielectrics were studied using 
spectroscopic ellipsometry and XPS, respectively. To confirm the formation of 
Al2O3/AlN/SiO2 and Al2O3/SiO2 stacks, XPS depth profiles were measured on silicon monitor 
wafers loaded simultaneously in the ALD chamber during gate dielectric deposition 
(supplementary material). Next, optical lithography, metal deposition by EBE and lift-off 
were done to form Ni/Au gate contacts. Finally, the dielectrics were selectively etched from 
the top of the substrate contacts using a buffered-oxide-etch solution (5:1) after defining 
etch  areas through optical lithography. Figs. 1(c) and (d) show the cross-section schematic 
and top view (with a step-wise process flow), respectively, of the fabricated MOSCAPs. 
 
Fig. 2(a) shows the C − V characteristics of as-fabricated Ni/Al2O3/SiO2/β-Ga2O3 and 
Ni/Al2O3/AlN/SiO2/β-Ga2O3 gate stacks measured using a B1500A semiconductor device 
analyzer. A peak-to-peak ac signal of 30 mV superimposed on a dc voltage swept at 50 mV/s 
from depletion to accumulation with an initial hold time of 10 s was used for frequency 
dependent C − V measurements. Negligible frequency dispersion (supplementary material) 
combined with steep C − V characteristics indicate a high quality SiO2/β-Ga2O3 interface. 
Along with an increase in effective oxide thickness (EOT) as seen in the reduced 
accumulation capacitance (Cox), the incorporation of AlN between Al2O3 and SiO2 reduces the 
effect of positive oxide charge in Al2O3 on β-Ga2O3, thus increasing the Vfb w.r.t 
Ni/Al2O3/SiO2/βGa2O3. Further, application of a positive voltage stress (charging voltage 
pulse) above 6 V increases the Vfb in both gate stacks (Figs. 2(b) and (c)), attributed to the 
trapping of electrons injected through the thin SiO2 interfacial layer into the gate dielectric  
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FIG. 2. C − V characteristics of (a) as-fabricated Ni/Al2O3/SiO2/β-Ga2O3 and Ni/Al2O3/AlN/SiO2/β-Ga2O3 gate 
stacks before charge trapping, and, (b) Ni/Al2O3/AlN/SiO2/β-Ga2O3 gate stack after applying 8 and 15 V 
charging voltage pulses. (c) Vfb tunability with varying amplitude of charging voltage pulse. (d) Electron 
energy band diagram showing tunneling of electrons into the gate stack under positive voltage stress 
applied by a pulsed signal (timing diagram shown above). 
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(AlN or Al2O3) by F-N tunneling, as shown in Fig. 2(d). Details about the charge injection 
process are provided in the supplementary material. For the Ni/Al2O3/SiO2/β-Ga2O3 stack, 
probable sites for electron trapping are located at the Al2O3/SiO2 interface. On the other 
hand, charge trapping in deep level trap states at the polycrystalline grain boundaries in AlN 
are likely to be responsible for Vfb shifts till 10.6 V in the Ni/Al2O3/AlN/SiO2/β-Ga2O3 
stack.25,26   
The presence of deep level trap states in polycrystalline AlN is supported by the excellent 
retention of Vfb observed in Ni/Al2O3/AlN/SiO2/β-Ga2O3 as shown in Figs. 3(a) and  (b). After 
104 s at 55 °C, a Vfb reduction of only 0.3 V (0.1 V at room temperature) was observed in 
contrast to 2.6 V (0.7 V at room temperature) for Ni/Al2O3/SiO2/β-Ga2O3. Hysteresis 
measurements using bi-directional C − V sweeps were carried out before and after charge 
trapping (supplementary material) which ruled out the impact of border trap occupancy on 
Vfb tunability. A gradual increase in Vfb was observed in Ni/Al2O3/β-Ga2O3 MOSCAPs also (Fig. 
2(c)). This can be attributed to the occupancy of linearly distributed (in space and energy 
trap states in Al2O3.27 However, very poor Vfb retention of 2.2 V at room temperature was 
observed for the Ni/Al2O3/β-Ga2O3 stack.    
 
 
FIG. 3. (a) Vfb retention w.r.t time at room temperature and 55 °C for various gate dielectric stacks, and, (b) 
C−V characteristics of Ni/Al2O3/AlN/SiO2/β-Ga2O3 MOSCAP showing the effect of charge trapping on Vfb 
followed by its negligible (∼0.3 V) reduction after 104 s at 55 °C. 
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As shown in Figs. 4(a) and (b), nearly the same amount of charge can be modulated before 
and after charge trapping by both gate stacks throughout their Vfb range. Charge values were 
extracted by integrating the area under their respective C−V curves.  
 
FIG. 4. Plots showing stored dielectric charge and C−V modulated substrate charge densities for (a) 
Ni/Al2O3/SiO2/β-Ga2O3, and, (b) Ni/Al2O3/AlN/SiO2/β-Ga2O3 gate stacks. (c) Substrate charge profiles of 
Ni/Al2O3/SiO2/β-Ga2O3 (before charge trapping) and Ni/Al2O3/AlN/SiO2/βGa2O3 (after charge trapping), 
and, (d) equilibrium electron energy band diagram of Ni/Al2O3/AlN/SiO2/β-Ga2O3 (after charge trapping). 
 
9 
Despite a lower Cox (due to higher EOT) the Ni/Al2O3/AlN/SiO2/β-Ga2O3 stack is able to 
modulate nearly the same amount of charge as the Ni/Al2O3/SiO2/β-Ga2O3 stack due to extra 
substrate charge depletion as observed through the increase in depletion width (Fig. 4(c)). 
The increase in Vfb is due to added negative dielectric charge injected under the application 
of a positive voltage pulse. The effective dielectric charge density (Neff) was calculated using 
equation 1 and the Vfb value extracted from C − V characteristics, 
                                                            𝑁𝑒𝑓𝑓 =  
𝐶𝑜𝑥|𝜙𝑀𝑆−𝑉𝑓𝑏|
𝑞𝐴
                                                             (1) 
where 𝜙𝑀𝑆  is the work function difference between the gate metal (Ni) and β-Ga2O3, q is unit 
electric charge and A is the area of the fabricated MOSCAPs. 
Reduced gate leakage current density, Jg, for high negative gate voltages exhibited by the 
Ni/Al2O3/AlN/SiO2/β-Ga2O3 capacitor is likely due to better electric field distribution in the 
dielectric stack in comparison to the Ni/Al2O3/SiO2/β-Ga2O3 sample. Higher EOT due to the 
introduction of AlN in Ni/Al2O3/AlN/SiO2/β-Ga2O3 gate stack further helps in reducing Jg for 
higher negative as well as positive gate voltages in comparison to the Ni/Al2O3/SiO2/β-Ga2O3 
capacitor. After charge trapping, an increase in Jg for higher negative gate voltages (< -25 V) 
was seen for the Ni/Al2O3/SiO2/β-Ga2O3 sample (Fig. 5(a)). In contrast, the 
Ni/Al2O3/AlN/SiO2/β-Ga2O3 sample demonstrated a consistently low Jg till Vg of ∼-60 V 
before as well as after charge trapping (Fig. 5(b)). Hence, apart from fine tuning Vfb for 
normally-off operation, the charge trap stack is also capable of demonstrating higher 
breakdown voltages compared to conventional bilayer gate stacks. Table 1 summarizes the 
positive Vfb and Vt values for gate stacks and enhancement mode transistors, respectively, 
obtained using different material, process and design techniques. 
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TABLE I. Summary of enhancement mode Vt and Vfb values for reported β-Ga2O3 MOSFETs and 
MOSCAPs, respectively. 
Ref no. Method Vfb(V) Vt(V) 
17 Gate recess - 0 
18 Wrap-gate fin FET - 1 
19 UID channel - 0 
20 Ferroelectric charge storage - 0 
21 LPCVD+PDA 3.5 - 
21 ALD+FGA 2.5 - 
24 Bi-layer dielectric 3.25 - 
This work Charge trap layer 3.5 - 10.6 - 
 
In summary, we demonstrate positive and tunable Vfb with superior breakdown 
properties using a polycrystalline AlN charge trap inter-layer between Al2O3 and SiO2 for 
enhancement mode β-Ga2O3 transistors. Positive Vfb ranging from 3.5 V to 10.6 V (3× tunable) 
was realized without compromising the dielectric/channel interface quality. Excellent Vfb 
 
 
 
           FIG. 5. (a) Jg vs Vg for (a) Ni/Al1O1/SiO2/β-Ga2O3, and, (b) Ni/Al2O3/AlN/SiO2/β-Ga2O3 gate stacks. 
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retention of ∼97% measured till 104 s at 55 °C after charge trapping demonstrates robust 
gate stack operation with less frequent requirement of charge injection cycles. 
See supplementary material for details on extraction of β-Ga2O3 doping density, charge 
trapping mechanism, XPS analyses confirming the formation of AlON along with depth 
profiles for the Al2O3/AlN/SiO2 and Al2O3/SiO2 stacks. 
The authors acknowledge the Ministry of Electronics and Information Technology and 
Department of Science and Technology, Government of India, for funding this work. 
REFERENCES 
1 B. J. Baliga, Journal of Applied Physics 53, 1759 (1982),  
https://doi.org/10.1063/1.331646. 
2H. H. Tippins, Phys. Rev. 140, A316 (1965). 
3Y. Oshima, E. G. Vllora, Y. Matsushita, S. Yamamoto, and K. Shimamura, Journal of Applied 
Physics 118, 085301 (2015). 
4H. Aida, K. Nishiguchi, H. Takeda, N. Aota, K. Sunakawa, and Y. Yaguchi, Japanese Journal of 
Applied Physics 47, 8506 (2008). 
5M.-Y. Tsai, O. Bierwagen, M. E. White, and J. S. Speck, Journal of Vacuum Science & 
Technology A 28, 354 (2010). 
6H. Dong, S. Long, H. Sun, X. Zhao, Q. He, Y. Qin, G. Jian, X. Zhou, Y. Yangtong, W. Guo, W. 
Xiong, W. Hao, Y. Zhang, H. Xue, X. Xiang, Y. Zhaoan, H. Lv, Q. Liu, and 
M. Liu, IEEE Electron Device Letters PP, 1 (2019). 
7M. Wong, K. Goto, H. Murakami, Y. Kumagai, and M. Higashiwaki, IEEE Electron Device 
Letters PP, 1 (2018). 
8K. Konishi, K. Goto, H. Murakami, Y. Kumagai, A. Kuramata, S. Yamakoshi, and M. 
Higashiwaki, Applied Physics Letters 110, 103506 (2017), 
https://doi.org/10.1063/1.4977857. 
9W. Li, Z. Hu, K. Nomoto, Z. Zhang, J.-Y. Hsu, Q. T. Thieu, K. Sasaki, A. Kuramata, D. Jena, and 
H. G. Xing, Applied Physics Letters 113, 202101 (2018), 
https://doi.org/10.1063/1.5052368. 
10C. Joishi, S. Rafique, Z. Xia, L. Han, S. Krishnamoorthy, Y. Zhang, S. Lodha, H. Zhao, and S. 
Rajan, Applied Physics Express 11, 031101 (2018). 
12 
11S. Krishnamoorthy, Z. Xia, C. Joishi, Y. Zhang, J. McGlone, J. Johnson, M. Brenner, A. R. 
Arehart, J. Hwang, S. Lodha, and S. Rajan, Applied Physics Letters 111, 023502 (2017), 
https://doi.org/10.1063/1.4993569. 
12M. Higashiwaki, K. Sasaki, T. Kamimura, M. Hoi Wong, D. Krishnamurthy, A. Kuramata, T. 
Masui, and S. Yamakoshi, Applied Physics Letters 103, 123511 (2013), 
https://doi.org/10.1063/1.4821858. 
13K. Zeng, J. Wallace, C. Heimburger, K. Sasaki, A. Kuramata, T. Masui, J. Gardella, and U. 
Singisetti, IEEE Electron Device Letters PP, 1 (2017). 
14K. D. Chabak, J. P. McCandless, N. A. Moser, A. J. Green, K. Mahalingam, A. Crespo, 
N. Hendricks, B. M. Howe, S. E. Tetlak, K. Leedy, R. C. Fitch, D. Wakimoto, K. Sasaki, 
A. Kuramata, and G. H. Jessen, IEEE Electron Device Letters 39, 67 (2018). 
15K. D. Chabak, N. Moser, A. J. Green, D. E. Walker, S. E. Tetlak, E. Heller, A. Crespo, 
R. Fitch, J. P. McCandless, K. Leedy, M. Baldini, G. Wagner, Z. Galazka, X. Li, and G. Jessen, 
Applied Physics Letters 109, 213501 (2016), https://doi.org/10.1063/1.4967931. 
16M. H. Wong, Y. Nakata, A. Kuramata, S. Yamakoshi, and M. Higashiwaki, Applied Physics 
Express 10, 041101 (2017). 
17Z. Feng, X. Tian, Z. Li, Z. Hu, Y. Zhang, X. Kang, J. Ning, Y. Zhang, C. Zhang, Q. Feng, H. Zhuo, J. 
Zhang, and Y. Hao, IEEE Electron Device Letters 41, 333 (2020). 18A. Jayawardena, R. P. 
Ramamurthy, A. C. Ahyi, D. Morisette, and S. Dhar, Applied Physics Letters 112, 192108 
(2018), https://doi.org/10.1063/1.5019270. 
19T.-H. Hung, K. Sasaki, A. Kuramata, D. N. Nath, P. Sung Park, C. Polchinski, and S. Rajan, 
Applied Physics Letters 104, 162106 (2014), https://doi.org/10.1063/1.4873546. 
20H. Zhou, S. Alghmadi, M. Si, G. Qiu, and P. D. Ye, IEEE Electron Device Letters 37, 1411 
(2016). 
21D. Biswas, C. Joishi, J. Biswas, K. Thakar, S. Rajan, and S. Lodha, Applied Physics Letters 114, 
212106 (2019), https://doi.org/10.1063/1.5089627. 
22W. R. Boogaard A., Kovalgin A., ECS transactions 35, 259 (2011). 
23C. Ozgit, I. Donmez, M. Alevli, and N. Biyikli, Thin Solid Films 520, 2750 (2012). 
24H.-Y. Chen, H.-L. Lu, J.-X. Chen, F. Zhang, X.-M. Ji, W.-J. Liu, X.-F. Yang, and D. W. Zhang, ACS 
Applied Materials & Interfaces 9, 38662 (2017), pMID: 29039913, 
https://doi.org/10.1021/acsami.7b12262. 
13 
25K. P. McKenna and A. L. Shluger, Proceedings of the Royal Society A: Mathematical, Physical 
and Engineering Sciences 467, 2043 (2011), 
https://royalsocietypublishing.org/doi/pdf/10.1098/rspa.2010.0518. 
26D. R. Clarke, Annual Review of Materials Science 17, 57 
(1987),  https://doi.org/10.1146/annurev.ms.17.080187.000421. 
27M. A. Bhuiyan, H. Zhou, R. Jiang, E. X. Zhang, D. M. Fleetwood, P. D. Ye, and T. Ma, IEEE 
Electron Device Letters 39, 1022 (2018). 
S1 
Supplementary Material 
Charge trap layer enabled positive tunable Vfb 
in β-Ga2O3 gate stacks for enhancement mode 
transistors 
Dipankar Biswas,1 Chandan Joishi,1,2 Jayeeta Biswas,1 Prabhans Tiwari,1 and 
Saurabh Lodha1,a 
1Department of Electrical Engineering, Indian Institute of Technology Bombay, Mumbai, 
Maharashtra 400076, India 
2Department of Electrical and Computer Engineering, The Ohio State University, Columbus, OH 
43210, U.S.A. 
E-mail: slodha@ee.iitb.ac.in 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
aTo whom correspondence should be addressed 
S2 
Extraction of β-Ga2O3 substrate doping concentration using reverse-
biased C-V characteristics 
Background doping (ND) of the β-Ga2O3 substrate used in this work has been extracted using the 
standard technique of reverse-biased capacitance-voltage C-V measurement. Fig. 1(a) shows the 
C−V characteristics of an as-fabricated Ni/Al2O3/SiO2/β-Ga2O3 capacitor. From the slope of the 
1/C2 −V plot (shown in Fig. 1(b)), obtained from the C-V data shown in Fig. 1(a), ND has been 
extracted using, where, q, εr, εo and A are elementary charge, 
relative permittivity of β-Ga2O3, permittivitty of vacuum and gate area, respectively. 
 
Figure 1: (a) C−V characteristics of as-fabricated Ni/Al2O3/SiO2/β-Ga2O3 gate stack, (b) 1/C2−V 
plot used to extract ND. 
 
Charge injection mechanism in the Ni/Al2O3/SiO2/β-Ga2O3 and 
Ni/Al2O3/AlN/SiO2/β-Ga2O3 gate stacks 
Fig. 2(a) shows the variation in the gate current density Jg with increasing positive stress voltage 
applied at the gate of a Ni/Al2O3/AlN/SiO2/β-Ga2O3 MOSCAP. The linear dependence of 
on 1/Eox (as shown by the red line in Fig. 2(b)) confirms F-N tunneling to be the dominant 
( a ) ( b ) 
N D : 2X 10 
17  cm -3 
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mechanism for conduction through the gate stack beyond 6 V of gate bias.1,2 Eox is the electric 
field across 4.8 nm SiO2. 
 
Figure 2: (a) Jg vs gate voltage for the Ni/Al2O3/AlN/SiO2/β-Ga2O3 capacitor, (b) ln Jg/Eox2 vs 1/Eox 
obtained from Jg vs gate voltage shown in Fig. 2(a). The red line shows the linear dependence of 
ln Jg/Eox2 on 1/Eox confirming F-N tunneling to be the charge injection mechanism. 
 
Border trap analysis and its impact on Vfb after charge trapping in the 
gate stack 
Bi-directional HFCV characteristics measured at a frequency of 1 MHz (after charge trapping) 
highlight Vfb shifts of 0.1 V and 0.3 V. These lead to border trap densities of 7.1×1011 cm−2 and 
1.6×1012 cm−2 for Ni/Al2O3/SiO2/β-Ga2O3 and Ni/Al2O3/AlN/SiO2/β-Ga2O3 gate stacks, 
respectively. Hence, the large positive shifts in Vfb along with its tunability cannot be attributed 
to border traps. 
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Figure 3: Bi-directional C − V hysteresis data for Ni/Al2O3/SiO2/β-Ga2O3 and Ni/Al2O3/AlN/SiO2/β-
Ga2O3 gate stacks measured after charge trapping. 
 
XPS analysis of AlN deposited by PEALD at 200 °C 
Fig. 4(a) shows the de-convoluted Al2p XPS spectrum where the main peak position of 74.41 eV 
confirms the presence of Al-N bonds (i.e. AlN), whereas, the sub-peak at 75.61 eV corresponds to 
Al-O bonds, indicating the presence of AlxOy (where x<2, y<3). This is consistent with the N1s 
spectrum shown in Fig. 4(b) where the presence of a main peak at 397.26 eV corresponds to Al-
N bonds whereas, the main sub-peak at 398.73 eV suggests the formation of N-Al-O bonds (i.e. 
AlON). A lower energy sub-peak at 395.77 eV is due to N-N bonds. The atomic percentages 
extracted from the areas under the Al2p, N1s and O1s (Fig. 4(c)) spectra show a distribution of 
39.3%, 35.9% and 24.7% for Al, N and O in the deposited AlN film.3,4 
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Figure 4: (a) Al2p, (b) N1s and (c) O1s XPS spectra of AlN dielectric. 
 
To verify the formation of Al2O3/SiO2 and Al2O3/AlN/SiO2 stacks on β-Ga2O3, XPS depth profile 
measurements were performed on Si monitor wafers (loaded in the ALD chamber during gate 
dielectric stack deposition on β-Ga2O3). Figs. 5(a) and (b) show the depth profiles of Al2O3 (12 
nm)/SiO2 (4.8 nm) and Al2O3 (12 nm)/AlN (5 nm)/SiO2 (4.8 nm) dielectric stacks on Si, respectively. 
The presence of AlN (AlON) between 12 nm Al2O3 and and 4.8 nm SiO2 has been highlighted in 
Fig. 5(b). 
Al2p N1s 
O1s 
( a ) ( b ) 
( c ) 
Al-N 
Al-O 
Al-N 
N-N N-Al-O 
S6 
 
Figure 5: XPS depth profiles of (a) Al2O3/SiO2/Si and (b) Al2O3/AlN/SiO2/Si stacks. 
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